# A Low-Power Analog Adder and Driver Using a-IGZO TFTs

Pydi Ganga Bahubalindruni, Vítor Grade Tavares, Rodrigo Martins, Elvira Fortunato, and Pedro Barquinha

Abstract—This paper presents a novel low-power analog circuit, with n-type IGZO TFTs that can function as an adder operator or be designed to operate as a driver. Experiments were set to show summation of up to four signals. However, the design can easily be expanded to add higher number of signals, by appending a single TFT at the input per each additional signal. The circuit is simple, uses a single power supply irrespective to the number of input voltage signals, and shows good accuracy over a reasonable range of input values. By choosing proper TFT dimensions, the topology can replace the typical output drivers of TFT amplifiers, namely the common-drain with current source biasing, or the common-source with diode connected load. The circuit was fabricated with a temperature that does not exceeds 200 °C. Its performance is characterized from measurements at room temperature and normal ambient, with a power supply voltage of 12 V and a load of  $\approx$  4 pF. The proposed circuit has shown a linearity error less than 3.2% (up to an input signal peak-to-peak value of 2 V), a power consumption of 78 µW and a bandwidth of  $\approx$  115 kHz, under worst case condition (when it is adding four signals with the same frequency). It has shown superior performance in terms of linearity when compared to the typical drivers considered in this study. In addition, it has shown almost the same behavior when measurements were repeated after one year. Therefore, the proposed circuit is a robust viable alternative to conventional approaches, being more compact, and contributes to increase the functionality of large-area flexible electronics.

Index Terms—Analog adder, driving circuits and linearization, IGZO TFTs.

# I. Introduction

NDIUM-Gallium-Zinc-Oxide thin-film transistors (IGZO TFTs) exhibit an assortment of characteristics that make them very attractive for the next generation of large scale electronics. Compared to other competing technologies, namely, a-Si:H and OTFT (organic-TFT), IGZO devices present good optical transparency and a relative higher mobility. Besides the natural field of application— display technology— its cost

Manuscript received June 3, 2016; revised October 4, 2016 and November 16, 2016; accepted November 24, 2016. Date of publication January 20, 2017; date of current version April 20, 2017. This paper was recommended by Associate Editor A. Mazzanti.

P. G. Bahubalindruni is with the CENIMAT/I3N, Departamento de Ciência dos Materiais, Faculdade de Ciências e Tecnologia, FCT, Universidade Nova de Lisboa and CEMOP-UNINOVA, Caparica 2829-516, Portugal and also with IIITD, Okhla Industrial Estate, Phase III, New Delhi 110020, India (e-mail: p.bahubalindruni@campus.fct.unl.pt; bpganga@iiitd.ac.in).

V. G. Tavares is with the INESC TEC and Faculty of Engineering, University of Porto, Campus FEUP, Rua Dr. Roberto Frias, 378, Porto 4200-465, Portugal.

R. Martins, E. Fortunato, and P. Barquinha are with the CENIMAT/I3N, Departamento de Ciência dos Materiais, Faculdade de Ciências e Tecnologia, FCT, Universidade Nova de Lisboa and CEMOP-UNINOVA, Caparica 2829-516, Portugal (e-mail: pmcb@fct.unl.pt).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TCSI.2016.2635442

effectiveness and the possibility to deposit circuits on unconventional substrates (such as plastic) motivates its use in different applications and in various fields [1]–[3]. Given that devices can be fabricated at low temperature, they are also excellent candidates for the next generation of flexible electronics [4]. This realm of distinctive possibilities is stimulating the research of analog mixed-signal circuits with thin-film technologies [5]–[7].

Thin-film technologies based on low temperature fabrication processes are key enablers of new promising solutions, as described, but not without its own shortcomings. The lack of stable complementary devices (p-type) [8], [9] and orders of magnitude lower field-effect mobilities, compared to crystalline semiconductor technologies, makes the design of analog circuits a challenging task. It limits the scope to relatively low frequency operation, and attaining high gain is difficult, which is frequently fulfilled through less customary techniques, such as the use of positive feedback or bootstrapping for  $g_m$  cancellation [5], [10]. Nevertheless, there are a variety of needs for low-frequency signal processing circuits, especially at sensor front-ends. Many sensors either follow the same fabrication processes and/or use the same materials as TFTs. Having electronics and sensors built on a single process is highly cost effective, which fully justifies the investment in the development of analog circuits.

The realization of analog adder operators is of considerable interest for signal processing in linear analog circuits [11], neural networks [12], continuous time signal processing applications [13] and oversampling data converters [14]. Although significant work has been described in literature with CMOS technologies [15]–[17], reports on adders using IGZO TFTs are scarce. The work proposed in [5] is an example of a simple circuit based on TFTs for this purpose. However, it is limited to the summation of just two signals. In its present form the circuit imposes limitations on the external stimulus, because one of the inputs needs to be set as an exact multiple value of another. In addition, accurate phase has to be maintained between the stimulus and its corresponding multiple. If the number of input signals are to be increased, the limitations on stimulus become even more stringent.

This paper presents a novel linear analog adder devised solely with n-type IGZO TFTs. The proposed circuit provides a simple way of adding 'n' number of signals and produces a single output without resorting to an operational amplifier. A source degeneration technique is used to improve the linearity performance of the circuit. In addition, care has been taken to compensate the gain loss from this linearization method by using a simple output subtracter stage.

The implementation of driver circuits with TFTs is still not well addressed in literature. However, the proposed circuit can also be used as an output driver with improved linearity when compared to the common-drain (CD), and common-source (CS) with a diode connected load, which are the typical output topologies utilized in TFT circuits.

The remaining of the paper is organized as follows: Section II presents the device fabrication details. Section III describes the circuit design and Section IV explains the details of circuit stability analysis. Sections V and VI illustrate the proposed circuit as a driver and present the respective measured results and discussion. Finally, conclusions are drawn in Section VII.

#### II. DEVICE FABRICATION AND CHARACTERIZATION


TFTs employed in this work have a bottom-gate inverted staggered structure, being fabricated on corning eagle glass substrates. The gate electrode was e-beam evaporated and patterned by lift-off, consisting of 60 nm thick Ti/Au. A 250 nm thick dielectric following a multilayer approach consisting of SiO<sub>2</sub>+ Ta<sub>2</sub>O<sub>5</sub>+ SiO<sub>2</sub> was then RF sputtered and patterned using reactive ion etching. This was followed by the deposition and lift-off patterning of RF sputtered IGZO layer, 40 nm thick. Source/drain electrodes were processed with Ti/Au following a similar procedure of that described for the gate electrode. Finally, devices/circuits were passivated with spincoated SU8 transparent resist. Annealing in air at 200 °C for one hour was carried out prior passivation. All TFTs in the circuit have a channel length of 20 µm and a gate to source/drain overlap of 5 µm. These devices have shown a mobility of 17.4  $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ , gate leakage current in the order of pA [18], and a turn-on voltage of -1.5 V. Transfer and output characteristics of a TFT with width = 80 µm and length =  $20 \mu m$  are presented in Fig. 1.

It has to be noted that the transparent devices and circuits can be achieved by employing transparent conductive oxides (e.g. IZO, ITO) as gate, source, drain electrodes and interconnects. However, this work used Ti/Au for source/drain as it facilitates wire-bonding for easier and flexible testing.

## III. CIRCUIT DESIGN

The proposed circuit schematic and its micrograph before and after wire-bonding are presented in Fig. 2. This circuit is capable of adding several inputs. However, the fabricated circuit was designed to add up to four voltage signals. As it can be noticed from Fig. 2(a), in order to enhance the ability of the circuit to add more number of voltage signals, a single TFT should be added to the input block (parallel to T1, T2 or Tn) for each additional input, without any other structural changes.

In terms of circuit operation, the diode connected TFT (TB1) acts as a source degeneration resistor with an equivalent impedance of  $1/g_{mB}$ , where  $g_{mB}$  represents the transconductance of TB1. This TFT helps improving the linearity performance of the circuit due to negative voltage feedback. However, this imposes a limitation on the gain of the circuit, which is compensated by the output stage formed by TO1 and TO2. A closer look into the first stage reveals that






Fig. 1. Measured IV characteristics of a TFT with width =  $80 \mu m$  and length =  $20 \mu m$  (a) Transfer characteristics under saturation. (b) Output characteristics when  $V_{GS}$  is swept between 0 to 8 V.

it acts as a phase splitter, its output signals  $v_{o1}$  and  $v_{o2}$  are in phase opposition. Subsequently, the output stage carries out a subtraction of these two signals performing a differential to single ended conversion. The subtraction operation that produces  $v_o$  consequently attenuates the even harmonics that might be present in  $v_{o1}$  and  $v_{o2}$ , which further improves the overall linearity of the circuit.

The small-signal equivalent circuit, formed by transistors T1 to Tn, TB1 and TB2, is shown in Fig. 3. Since transistors are designed with a relatively large channel length, channel length modulation is ignored in the analysis. Assuming the same aspect ratios for all transistors, T1 to Tn, and under similar bias conditions, they will share the same small-signal transconductance value  $g_m$ , while the load and source degeneration transistors will be defined by  $g_{mB}$ . With the help of Fig. 3, the relationship between the output and input voltages can be derived as follows,

$$v_{o1} = -v_{o2}$$

$$v_{o2} = \frac{1}{g_{mB}} [g_m(v_1 - v_{o2}) + g_m(v_2 - v_{o2}) + \dots + g_m(v_n - v_{o2})]$$

$$v_o = v_{o1} - v_{o2}, \text{ hence}$$

$$v_o \propto -(v_1 + v_2 + \dots + v_n)$$
(1)




Fig. 2. Novel adder: (a) Circuit schematic. (b) Micrograph of the fabricated circuit and a glass substrate containing many analog circuits and a photo of wire bounded circuit.




Fig. 3. Small signal equivalent of the circuit (excluding the output stage).

For the specific case when  $g_{mB} = ng_m$ , i.e.,  $W_{(TB1/TB2)} = nW_{(T1,T2..Tn)}$ , equation (1) can be reduced to

$$v_o = \frac{1}{n} [v_1 + v_2 + \dots + v_n]$$
 (2)

From (1), it can be concluded that this circuit can perform the summation of multiple signals. The average of the input signals can also be obtained as per (2). Nevertheless, one should realize that whenever expanding the number of inputs, the bias current increases. All transistors should be kept in saturation, by proper biasing, and so they can always be re-sized to compensate that effect. For the same reason, expandability also imposes limitation on signal amplitudes. Eventually the maximum number of signals will be defined by the type of signals, power supply and TFT parameters.

#### IV. CIRCUIT STABILITY ANALYSIS

Oxide TFTs are relatively stable compared to a-Si:H [19]. However, shifts in the threshold voltage ( $\Delta V_{TH}$ ) of oxide TFTs can be a result of either bias stress [20], [21] or aging [22]. Charge trapping close to the dielectric and semiconductor interface can result in  $\Delta V_{TH}$  due to bias stress. On the other hand, generation of donor-like states increases the conductivity of the channel and can lead to  $\Delta V_{TH}$  due to aging [22]. The gate bias stress impact on  $V_{TH}$  of devices that are fabricated in our lab (where the present circuits fabrication also took place), is reported in [20], [21]. Though the gate bias stress impact on  $\Delta V_{TH}$  is reversible by resting the devices for several hours [21], it is important to include  $\Delta V_{TH}$  cancellation techniques in the analog/mixed-signal design, in order to guarantee a stable long-term circuit operation.

For the sake of simplicity, threshold voltage variation with respect to time (stress time or aging) is expressed as follows:

$$V_{\rm TH}(t) = V_{THi} + \Delta V_{TH}(t) \tag{3}$$

Considering the output stage, which is formed by TFTs TO1 and TO2, from a large signal analysis perspective and assuming that the TFTs have same dimensions and are well matched, one can obtain:

$$k[V_{o1} - V_o - (V_{THi} + \Delta V_{TH}(t))_{TO1}]^2$$

$$= k[V_{o2} - (V_{THi} + \Delta V_{TH}(t))_{TO2}]^2$$
(4)

which results in,

$$V_o = V_{o1} - V_{o2} - \left[ (\Delta V_{TH}(t))_{TO2} - \Delta V_{TH}(t) \right]_{TO1}$$

If TO1 and TO2 are exposed to the same conditions, the output signal is almost independent of the  $\Delta V_{TH}(t)_{TO1/TO2}$ . Similar analysis can be applied to the first stage that is formed by T1, TB1 and TB2. When these TFTs are well matched and having the same dimensions,  $V_{o1}$  and  $V_{o2}$  are almost independent of  $\Delta V_{TH}(t)_{T1/TB1/TB2}$ . Accordingly, the circuit is expected to be robust against the bias stress and aging effects.

## V. CIRCUIT AS A DRIVER

By making TFTs at the output stage wider compared to the remaining, and choosing different dimensions for the bias TFTs (TB1 and TB2), the proposed circuit can even operate as a driver with good linearity. Fig. 4 shows a simplified circuit schematic of the driver. It basically corresponds to that of Fig. 3 with just a single input transistor. Taking Fig. 5 as reference, the driver should be able to drive more current to the output, with a given load, through TO2 whenever the output drops below the reference, while TO1 should have its current proportionally decreasing. The opposite should occur when the output rises above the reference. This behavior approaches the typical "push-pull" response, which favors efficiency.

In fact, if properly designed, such behavior can be induced. Observing closely Fig. 5(a),  $V_{o2}$  will follow the input in




Fig. 4. Simplified schematic of the proposed circuit for driver operation.




Fig. 5. Proposed circuit operation as a driver for (a) Positive input voltage; (b) negative input voltage.

phase, while  $V_{o1}$  will be in phase opposition (due to the phase splitting effect of T1). Accordingly, if  $V_{in}$  rises above the DC bias, the current flow through the cascade of input transistors, TB1, T1 and TB2, will increase. Then, through the current mirroring effect, TO2 will be driving more current and conversely TO1 will conduct less current. The net balance is a load current flowing from the reference, and the output voltage drops below it. For the present phase of operation, the rate at which the current decreases in TO1 can be controlled with the relative sizes of TB2 and TO1; by designing the first transistor wider a faster drop on  $V_{GSO1}$  will be imposed, and consequently its current. When  $V_{\rm in}$  increases, the same reasoning applies, but now in the opposite direction — TO1 will drive more current while TB2 less. When the circuit is simulated with the oxide TFT models, the expected response was noticed as it can be observed from Fig. 6.

# A. Reference Driver Circuits

To better understand the benefits that the new circuit brings, in relation to more established methods of assembling amplifier output stages with TFTs, two common driver circuits were also fabricated: the CS with diode connected transistor as load and a CD configuration with current source biasing. Both are plotted in Fig. 7. The purpose is to directly confront the linearity of all three configurations. It should be noted that the




Fig. 6. Current in the TFTs from output stage and the load.




Fig. 7. Current flow direction (a) CS amplifier (b) (a) CD amplifier.

"push-pull" effect is not evident in these topologies, making them less efficient. In fact, for the CS, when the load current is negative (coming from the load into the driver), the current will even increase in the diode connected transistor as the absolute resistor load-current increases. In the CD, the driver transistor will have to handle both the bias current (always constant) and the positive load current. The circuits were designed to handle similar loads.

# VI. RESULTS AND DISCUSSION

# A. Circuit Setup for Testing

As noted in Fig. 2, several analog circuits and other individual components were fabricated on a shared  $2.5 \times 2.5 \text{ cm}^2$  corning glass substrate. To facilitate flexibility in testing, the chip was diced into individual circuits and each of them was carefully protected from glass particles that scatter during the cutting process. Finally, all tested circuits were subjected to wire-bonding. More details on circuit preparation for testing and wire-bonding can be found in [10]. Thereupon, all circuits were characterized in normal ambient conditions and at room temperature. Simulations were carried out with an in-house model [23], and circuit measurements were taken with a power supply of 12 V and a load of approximately 4 pF (this load comes from the input of an external unity gain buffer, whose frequency response is much higher than the measured range). Single channel arbitrary function generators (AFG3021B) and




Fig. 8. Measured frequency response of the circuit with different number of input signals (n = 1, 2, 3 and 4), each with a magnitude of A = 1 V.




Fig. 9. Circuit characterization from measured and expected response in normalized form.

four channel digital storage oscilloscope (DS2024B) were used for the measurements. The adder circuit is tested with the following stimulus (A = 1 V):

$$v_{1} = 5 + A \cdot \sin(2\pi f_{1}t),$$

$$v_{2} = 5 + A \cdot \sin(2\pi f_{2}t),$$

$$v_{3} = 5 + A \cdot \sin(2\pi f_{3}t),$$

$$v_{4} = 5 + A \cdot \sin(2\pi f_{4}t).$$
(5)

The excitations were set to values that drive the circuit into a region of operation that can be considered linear (relative error < 3.2%).

### B. Measurement results

Fig. 8 presents the adder frequency response when different number of inputs are applied. The circuit has shown approximately 115 kHz bandwidth and 78  $\mu$ W power consumption, when all input signals are active.

The normalized measured response is compared and validated with the expected response in Fig. 9, when




Fig. 10. Measured linearity response of the circuit with different number of input signals. Inset shows the zoomed part at  $v_{in} = 2$  V, where the relative error  $e_r$  is calculated.

TABLE I
DIFFERENCE BETWEEN FIRST AND SECOND HARMONIC LEVELS IN (dB)

No. of signals	Proposed circuit	CS amplifier	CD amplifier
1	42	15.2	30
2	36	-	-
3	35	-	-
4	32	-	-

 $f_1 = 250$  Hz,  $f_2 = 500$  Hz,  $f_3 = 1000$  Hz and  $v_4$  is a constant bias

The ideal and measured DC characteristic of the proposed circuit is also presented in Fig. 10, when different number of input signals are applied. The circuit shows a relative linearity error of  $e_r < 3.2\%$ , until the input signal peak-to-peak value is 2 V, as shown in Fig. 10. The linearity error is defined as  $e_r = (\text{Ideal value} - \text{Obtained value})/(\text{Ideal value})$ .

The CS and CD amplifier circuits (Fig. 7) were also characterized under the same testing conditions as the proposed circuit in order to provide a fair comparison. For all three circuits, the measured output signal (in inset) and its corresponding FFT are presented in Fig. 11 for an input signal amplitude of 2 V peak-to-peak, and a frequency of 1 kHz. It should be noted that the measured response of the proposed circuit is obtained when all four inputs are applied.

Table I presents the difference between the fundamental and second harmonic components, when different number of input signals (amplitude 2 V peak-to-peak) are applied to the proposed circuit. Similar results can also be observed for the CS and CD amplifiers with the same input signal.

## C. Discussion

The frequency response of the circuit (see Fig. 8) shows non-uniform intervals in magnitude with different number of input signals. This is because, when some signals are active, the other input transistors were simply cutoff. It means that at anytime a new signal is added (for example, when passing from a setup of  $v_1 + v_2$  to  $v_1 + v_2 + v_3$ ) a new transistor is activated and properly biased (in this example, T3).




Fig. 11. Measured circuit response under same testing conditions, when the input signal peak-to-peak value is 2 V and frequency is 1 kHz. (a) Proposed circuit with four inputs enabled; (b) CS amplifier with diode connected load; (c) CD amplifier.

Consequently, the overall circuit bias conditions change with respect to the number of inputs. Under these circumstances, bias current increases and affects the small signal parameters




Fig. 12. Measured circuit response, when all the input signals peak-to-peak value is 6 V and frequency is 1 kHz.

of all TFTs, thus also the gain. This testing procedure is followed to avoid the influence that other input transistors, those without input signal in a given experiment, would have in the AC performance. Nevertheless, the normalized summation result shows proper functionality, as can be noticed from Fig. 9. However, it should be noted that if all transistors in the input block were initially biased in the same condition, the circuit would show uniform intervals in magnitude. The bandwidth of the proposed circuit decreases with the increase in number of inputs as expected, due to extra transistor parasitics. The circuit has shown a typical bandwidth range of any other oxide TFT based circuits ( $\approx 115 \text{ kHz}$ ).

Similarly, from Fig. 10, it can be noticed that  $e_r$  is higher in the case of three inputs when compared to the case of four input signals. This is mainly caused by mismatches (either TFT dimensions or threshold voltages) between devices due to unavoidable process variations. This also shows some impact on the non-uniform intervals observed in Fig. 8.

Considering the proposed circuit as a driver, with a single input signal, the linearity performance can now be compared with both CS and CD amplifiers. For this purpose, take Fig. 11 as reference, where the harmonic representation of the response of each circuit to a sinusoid is presented. In case of the proposed circuit, the difference between the fundamental and second harmonic components is 42 dB. On the other hand, the CS amplifier shows the highest non-linearity (15.2 dB) among all, while the CD amplifier shows a moderate non-linearity (30 dB). These results clearly demonstrate that the proposed circuit linearity performance is superior compared to the others.

In order to test the performance limits of the proposed circuit, all the input signals amplitudes are increased to a peak-to-peak value of 6 V. As it can be observed in Fig. 12, the circuit response is becoming distorted because of the non-linear behavior of TFTs. In this case the second harmonic is just 18 dB below the fundamental component. However, at this voltage level, the CS and CD amplifiers would present much worse performance.

As the analysis in Section IV anticipated, the circuit has shown almost the same performance metrics (within 5% variation) when the measurements are repeated after one year, reinforcing the robustness of the design.

## VII. CONCLUSIONS

For the first time a novel and low-power analog adder circuit with only n-type IGZO TFTs is designed and characterized from measurements. This design does not need any operational amplifier. Further, the circuit has shown the ability to add up to four signals, however it can be easily extended to more number of input signals without any major changes. This circuit can also operate as a driver, as long as proper dimensions of TFTs are considered. It has shown superior linearity performance compared to the reference driver circuits, because of two reasons: (1) phase splitting and subsequent subtraction operation in the output stage, (2) negative feedback due to simple source degeneration approach (using a diode connected transistor). Reference driver circuits (CS and CD amplifiers) were also fabricated and tested under same conditions for comparison purposes. In addition, the proposed circuit has shown robust performance against aging. From measurements, it was noticed that the linearity error is less than 3.2% for input signals with a peak-to-peak voltage values of 2 V, when adding the total four signals. Under the same testing condition, the circuit has shown a power consumption of 78 µW and a bandwidth of  $\approx$  115 kHz. Based on these performance metrics it can be understood that the circuit could find potential application in next generation flexible low-cost wearable technology to process biological signals.

#### ACKNOWLEDGMENT

The authors would like to thank Prof. Joao Goes and Prof. Visweswaran for their valuable suggestions. This work is funded by FEDER funds through the COMPETE 2020 Programme and National Funds through FCT—Portuguese Foundation for Science and Technology under the Project Nos. UID/CTM/50025/2013. The work has also received funding from the European Communities 7th Framework Programme under grant agreement ICT-2013-10-611070 (i-FLEXIS project) and from H2020 program under ICT-03-2014-644631 (ROLL-OUT project). This work is supported in part by IIIT Delhi.

# REFERENCES

- J. H. Lee et al., "42.2: World's largest (15-inch) XGA AMLCD panel using IGZO oxide TFT," in SID Symp. Dig. Tech. Papers, 2008, vol. 39. no. 1, pp. 625–628.
- [2] B. D. Yang et al., "A transparent logic circuit for RFID tag in a-IGZO TFT technology," ETRI J., vol. 35, no. 4, pp. 610–616, 2013.
- [3] H. Ozaki, T. Kawamura, H. Wakana, T. Yamazoe, and H. Uchiyama, "20-μw operation of an a-IGZO TFT-based RFID chip using purely NMOS 'active' load logic gates with ultra-low-consumption power," in Proc. Symp. VLSI Circuits (VLSIC), Jun. 2011, pp. 54–55.
- [4] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, "Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors," *Nature*, vol. 432, no. 4016, pp. 488–492, Nov. 2004, doi: 10.1038/nature03090.
- [5] P. G. Bahubalindruni et al., "Analog circuits with high-gain topologies using a-GIZO TFTs on glass," J. Display Technol., vol. 11, no. 6, pp. 547–553, Jun. 2015, doi: 10.1109/JDT.2014.2378058.

- [6] C. Zysset, N. Münzenrieder, L. Petti, L. Büthe, G. A. Salvatore, and G. Tröster, "IGZO TFT-based all-enhancement operational amplifier bent to a radius of 5 mm," *IEEE Electron Device Lett.*, vol. 34, no. 11, pp. 1394–1396, Nov. 2013.
- [7] D. Raiteri et al., "A 6b 10MS/s current-steering DAC manufactured with amorphous gallium-indium-zinc-oxide TFTs achieving SFDR>30dB up to 300kHz," in *Proc. Int. Solid-State Circuits (ISSCC)*, Feb. 2012, pp. 314–316.
- [8] E. Fortunato et al., "Thin-film transistors based on p-type Cu<sub>2</sub>O thin films produced at room temperature," Appl. Phys. Lett., vol. 96, no. 19, p. 192102, 2010.
- [9] Y. Ogo et al., "Tin monoxide as an s-orbital-based p-type oxide semiconductor: Electronic structures and TFT application," Phys. Status Solidi A, vol. 206, no. 9, pp. 2187–2191, 2009.
- [10] P. G. Bahubalindruni et al., "InGaZnO thin-film-transistor-based four-quadrant high-gain analog multiplier on glass," *IEEE Electron Device Lett.*, vol. 37, no. 4, pp. 419–421, Apr. 2016.
- [11] M. C. H. Cheng and C. Toumazou, "Linear composite MOSFET: Theory, design, and applications," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 40, no. 5, pp. 297–306, May 1993.
- [12] M. Al-Nsour and H. S. Abdel-Aty-Zohdy, "Analog computational circuits for neural network implementations," in *Proc. Int. Conf. Electron.*, *Circuits Syst.*, vol. 1. Sep. 1999, pp. 299–302.
- [13] N. P. Futane, S. RoyChowdhury, C. RoyChaudhuri, and H. Saha, "Analog ASIC for improved temperature drift compensation of a high sensitive porous silicon pressure sensor," *Analog Integr. Circuits Signal Process.*, vol. 67, no. 3, pp. 383–393, 2011.
- [14] A. Gharbiya and D. A. Johns, "On the implementation of input-feedforward delta-sigma modulators," *IEEE Trans. Circuits Syst. II, Express Briefs*, vol. 53, no. 6, pp. 453–457, Jun. 2006.
- [15] H. Chaoui, "CMOS analogue adder," *Electron. Lett.*, vol. 31, no. 3, pp. 180–181, Feb. 1995.
- [16] S. W. Tsay and R. W. Newcomb, "A neural-type pool arithmetic unit," in Proc. IEEE Int. Symp. Circuits Syst., vol. 5. Jun. 1991, pp. 2518–2521.
- [17] A. Diaz-Sanchez and J. Ramirez-Angulo, "A compact high frequency VLSI differential analog adder," in *Proc. IEEE 39th Midwest Symp. Circuits Syst.*, vol. 1. Aug. 1996, pp. 21–24.
- [18] A. P. P. Correia, P. M. C. Barquinha, and J. C. da Palma Goes, A Second-Order ΣΔ ADC Using Sputtered IGZO TFTs. New York, NY, USA: Springer, 2015.
- [19] T. Kamiya, K. Nomura, and H. Hosono, "Present status of amorphous In-GaZn-O thin-film transistors," *Sci. Technol. Adv. Mater.*, vol. 11, no. 4, p. 044305, 2010.
- [20] M. E. Lopes et al., "Gate-bias stress in amorphous oxide semiconductors thin-film transistors," Appl. Phys. Lett., vol. 95, no. 6, p. 063502, 2009.
- [21] E. Fortunato, P. Barquinha, and R. Martins, "Oxide semiconductor thinfilm transistors: A review of recent advances," Adv. Mater., vol. 24, no. 22, pp. 2945–2986, Jun. 2012, doi: 10.1002/adma.201103228.
- [22] J. Raja et al., "Aging effects on the stability of nitrogen-doped and undoped InGaZnO thin-film transistors," Mater. Sci. Semicond. Process., vol. 37, pp. 129–134, Sep. 2015.
- [23] P. Bahubalindrun, V. Tavares, P. Barquinha, P. G. De Oliveira, R. Martins, and E. Fortunato, "InGaZnO TFT behavioral model for IC design," *Analog Integr. Circuits Signal Process.*, vol. 87, no. 1, pp. 73–80, Apr. 2016.



Pydi Ganga Bahubalindruni received the Ph.D. degree from the Department of Electrical and Computer Engineering, FEUP/INESC, Portugal, in 2014. She is currently working as an Assistant Professor at IIIT Delhi, India, in the ECE department. Prior to this position, she worked as a Postdoctoral Researcher at CENIMAT, FCT-UNL, until January 2016. Her research interests include analog/mixed signal circuits design with emerging and CMOS technologies, large-area transparent/flexible electronics, device characterization, and modeling.



Vítor Grade Tavares received the Licenciatura and M.S. degrees in electrical engineering from the University of Aveiro, Portugal, in 1991 and 1994, respectively. He concluded his Ph.D. degree in electrical engineering, from the Computational NeuroEngineering Laboratory at the University of Florida, Gainesville, FL, USA, in 2001. In 1999 he joined the University of Porto, Portugal, as an Invited Assistant, where he has been an Assistant Professor since 2002. He is also a Senior Researcher at the INESC Porto. His research interests include low

power, mixed signal and neuromorphic integrated-chip design and biomimetic computing, CMOS RF integrated circuit design, and transparent electronics. In 2010 he was a Visiting Professor at Carnegie Mellon University, and was a Cofounder and Chairman of the Portuguese IEEE Education Society Chapter.



Elvira Fortunato is Professor of Materials Science at the Faculty of Sciences and Technology of Universidade Nova de Lisboa, Portugal. She pioneered European research on transparent electronics, namely thin-film transistors based on oxide semiconductors, demonstrating that oxide materials may be used as true semiconductors. In 2008 she won an Advanced Grant from ERC for the project "Invisible." She is Director of the Materials Research Center and of the Ph.D. program in Micro and Nanotechnologies Engineering. She is a Member

of Engineering Academy of Portugal. She was honored with several National and International prizes, such as the grade of Grand Officer of the Order of Prince Henry the Navigator given by the President of the Republic of Portugal in 2010 and the Blaise Pascal Medal for Materials Science given by the European Academy of Sciences in 2016.



Rodrigo Martins is a Full Professor of Faculty of Sciences and Technology of New University of Lisbon, Portugal, in the field of advanced functional materials and microelectronics. He is Head of Materials Science Department, and a member of the Portuguese Academy of Engineering and of the Portuguese Order of Engineers. He is Immediate Past President of the European Materials Research Society (E-MRS) and running president of the senate of E-MRS. He is Founder and Director of the Centre of Excellence in Microelectronics and Optoelectron-

ics Processes of Uninova; and Leader of the Materials, Optoelectronics and Nanotechnologies group of I3N/CENIMAT. He is an expert in the field of transparent electronics and on the paper electronics, and a Member of the advisory board of Horizon 2020 (Advanced Materials, Nanotechnologies, Biotechnologies and Manufacturing); International Advisory Board of Strategic Initiative Materials, a Flanders industry initiative; International Advisory Quality Assurance Board of the ERASMUS MUNDUS MASTER COURSE FAME (Functionalized Advanced Materials and Engineering); Steering Committee of EuMat; Alliance for Materials; Joint Innovation Centre for Advanced Material, Sino-Portuguese; External Advisory board and steering committee of EU KNIGHTS. He is Coordinator of the Portuguese Ph.D. AdvaMTech program; and a member of the GTA group of the Portuguese Foundation for Science and Technology.



Pedro Barquinha received the Ph.D. degree in nanotechnologies and nanosciences from Universidade Nova de Lisboa (UNL), Portugal, in 2010, with the dissertation "Transparent Oxide Thin-Film Transistors." He is an Assistant Professor at the Materials Science Department of FCT-UNL since 2012. His work in transparent electronics spans many areas, from the design, deposition, and characterization of multicomponent oxides, fabrication and characterization of oxide TFTs, to their integration in analog and digital circuits on flexible substrates.

He is Coauthor of more than 120 peer-reviewed papers (h-index=32, as of November 2016). He coauthored 2 books and 4 book chapters on this area and gave more than 30 invited lectures including 2 key-notes in international scientific conferences and workshops. His current research focus is to take transparent electronics to performance and integration levels suitable for future ICTs. This involves pursuing reproducible and low temperature synthesis routes of high quality oxide nanostructures and integrating them in nanodevices and circuits, always complemented by device modeling/simulation. In 2016 he got an ERC Starting Grant (TREND) to advance this research topic.