

## An Impulse-Radio UWB Transmitter for Short-Range Communication Systems

Américo Dias, Cândido Duarte, Pedro Coke, Daniel Oliveira, Vítor Grade Tavares and Pedro Guedes de Oliveira

Microelectronics Students' Group – DEEC, Faculdade de Engenharia, Universidade do Porto, Portugal

INESC Porto, Campus da FEUP, Rua Dr. Roberto Frias, 378, 4200-465 Porto, Portugal

{adias, cduarte, pcoke, doliveira}@usgroup.eu, vgt@fe.up.pt, pgo@inescporto.pt

**Abstract**—This work addresses the design of an impulse-based ultra-wideband transmitter targeting short-range radio systems in the 3–10 GHz band. In this paper we describe the complete transmitter at circuit level, from baseband data input up to the antenna interface. To ensure the output signal fits within the FCC-UWB spectrum mask, the transmitter comprises nearly-independent tuning structures and supports multi-modulation formats. The proposed circuits have been designed in a mixed-signal/radio-frequency CMOS 90-nm process. Post-layout simulation results are presented, including several process corners, which further demonstrate the ability of the transmitter to proper compensate for parameter deviations.

### I. INTRODUCTION

The regulation of the ultra-wideband (UWB) spectrum by the Federal Communications Commission (FCC) [1] gathered remarkable interest in new technologies for low-power wireless communications [2]. Two different approaches have been followed in the deployment of UWB-based systems, one relying on orthogonal frequency-division multiplexing (OFDM), and the other employing impulse-radio (IR) techniques. Essentially, the former targets high data-rates, while the latter is particularly suited for short-range communication systems [3]. In this last case, the design of energy-efficient IR transmitters favors numerous battery-operated applications where power is a scarce resource. When compared to other low-power narrow-band alternatives, IR-UWB has been shown to be more efficient due to typically reduced energy consumption in the transmitter hardware [4]. With simplified physical layers, power consumption tends to  $\mu$ -Watt levels, which further enables power-harvesting techniques [5]. The pulses can be realized in the 3.1–10.6 GHz band with extremely low radiation levels (below -41.3 dBm/MHz). This enables the implementation of highly-integrated solutions using CMOS processes. As a result, the UWB application range widens from military radar to wireless personal and body area networks (WPANs and WBANs, respectively), imaging systems, and sensor networks.

Lately, some interest has also been drawn on IR-UWB technologies for medical applications [6]–[8]. In fact, for long-time operation, impulse radio presents some advantages for centimeter-range communications when compared to typical Medical Implant Communication Services (MICS) [8]. This is particularly attractive for short-range telemetry in biomedical systems where wired links are undesirable due to the risk of




Fig. 1: Proposed front-end IR-UWB architecture.

infections. Some examples include neural recording implants [9], retinal implants, capsule endoscopes [7], among other related in-body or wearable monitoring systems [10]. In some of these applications, the amount of data to be transmitted can be considerably large [11]–[13]. However, high data-rate communication can compromise energy efficiency in IR-UWB systems and increase sensitivity to process variations. As such, tuning circuits are needed to ensure compliance with the FCC spectrum mask [14]–[16]. In this paper, we present the CMOS design of an IR-UWB front-end using the architecture depicted in Fig. 1. To reduce the dependence on process corners, the proposed architecture incorporates several tuning schemes as nearly-orthogonal processes for adjusting amplitude, bandwidth and central oscillating frequency.

### II. PROPOSED ARCHITECTURE

The architecture of an IR-UWB is essentially defined by the pulse generation approach. Carrier-less techniques can be used to produce sub-nanosecond pulses without requiring any local oscillator. Most approaches rely on monocycles synthesized with delay elements [17]. Although this method aims at fully-digital implementations, a pulse-shaping circuit is most of the

times required at the transmitter output. Moreover, since pulse shaping is typically implemented through passive devices, this approach only allows for delay adjustments. This represents a limiting factor in assuring the FCC compliance of the synthesized pulses.

Alternatively, carrier-based techniques extend the flexibility to properly calibrate the sub-nanosecond pulses [18]. The transmitter architecture described herein relies on this approach. Fig. 1 shows the circuit blocks that comprise the proposed front-end system, namely a baseband modulator, glitch generator, high-frequency (HF) oscillator ( $\text{INV}_1$ ,  $\text{INV}_2$ , and RST), output buffer and bandpass filter (BPF). This architecture provides nearly-independent calibration schemes for the UWB pulses to fit within power-spectral-density (PSD) mask as regulated by the FCC.

The peak PSD of the transmitted pulses, which must be lower than -41-dBm, can be adjusted using the voltage signal  $A_{\text{ctr}}$  at the output buffer. Additionally, the central frequency of the pulse spectrum can be shifted through proper calibration of the  $V_{\text{LO}}$  input at the high-frequency oscillator. The pulse bandwidth is imposed at another circuit block, that is the glitch generator. By regulation of the BW signal, the pulse length produced by the glitch generator can be adjusted. This has immediate impact on the bandwidth of the transmitted pulses.

These three ideally-orthogonal mechanisms can still be complemented at data-encoding level. The present transmitter is designed to attain 1-Gbps data rate, but the required processing gain is essentially dictated by the receiver performance in collecting the transmitted bits. Hence, pulse repetition can be employed during data encoding and set accordingly with the required data rate. In the proposed transmitter, the data rate is defined at baseband. At the modulator input, the baseband data uses a clock signal (CLK) as its time reference. Additionally, the desired modulation scheme can be selected at the modulator block, which is responsible for defining how the CLK and data signals are applied to the IR-UWB front-end.

#### A. Baseband modulator

To accommodate for channel diversity, the front-end supports different modulation formats. The present architecture is designed to support binary phase-shift keying (BPSK), pulse-position modulation (PPM), and on-off keying (OOK). As shown in next sections, the chosen approach for the implementation of a multi-modulation scheme has no significant impact on design complexity.

Referring to Fig. 1, BPSK is accomplished by connecting the data input directly to the buffer ( $V_p$ ), and with the CLK signal driving the glitch generator to synchronize data output. Through the voltage level of  $V_p$ , high or low, the pulses can present opposite phases. For PPM,  $V_p$  is kept at a constant voltage. The data input imposes the required delay driving the glitch generator. Similarly, the pulses for OOK modulation are accomplished by connecting the data input directly to the glitch generator.

#### B. Glitch generator

The glitch generator is responsible for the activation of subsequent transmitter blocks. A glitch is generated for each bit to be transmitted, triggered by positive-edges of return-to-zero pulses from its input. During this time interval, the ring-oscillator is activated, and at the end of the glitch, the reset block (RST) forces the ring-oscillator nodes to a well-known state.




Fig. 2: Glitch circuit with pulse-length calibration.

Fig. 2 shows a circuit adopted from [19]. A test signal (TST) is added to deactivate the glitch generator and allow for independent calibration of the ring-oscillator operating frequency. The pulse length can be adjusted through a binary-weighted capacitance array. The signal BW depicted in Fig. 1 corresponds to the digital word  $A_2-A_0$  associated to the binary weighted capacitance array  $C_2-C_0$ . The input  $V_{\text{tun}}$  controls the varactor  $C_{\text{tun}}$  to provide fine tuning for the desired glitch length. With this adjustment, it is possible to calibrate the rising and falling edges of the first NAND gate. Fig. 3 shows the calibration obtained with different digital control words and tuning voltages.




Fig. 3: Glitch calibration through the capacitance array.

### C. High-frequency oscillator

The proposed high-frequency ring oscillator is depicted in Fig. 4. A fully-differential topology is preferred to improve rejection of power-supply and substrate coupling interferences. The oscillator comprises two inverters in a cross-coupled configuration with regenerative feedback, which allows for a higher oscillation frequency. A reset circuit is included as well to force fast damping when the glitch-generator voltage  $V_G$  goes into low state.




Fig. 4: High-frequency oscillator.

The voltage  $V_{LO}$  controls the current drawn from power supply and, consequently, the oscillation frequency. Fig. 5 shows the oscillating frequency tuning-range controlled through the  $V_{LO}$  input. Different capacitance values are used to represent the influence of the output load. Optimizing transistor ratios, this configuration allows relatively low-power dissipation at high-frequency regimes. The central frequency is chosen at the mid-range of the FCC mask, between 5 and 6-GHz.




Fig. 5: Oscillator output frequency as a function of  $V_{LO}$ .

### D. Output amplifier and pulse shaping

The output amplifier is shown in Fig. 6a. Amplitude control is provided by the  $A_{ctr}$  voltage, which defines the current drawn at each differential stage. This plays an important role since for different modulations, e.g. PPM and OOK, the voltage  $A_{ctr}$  has to be properly regulated at the baseband modulator to comply with the peak PSD<sup>1</sup>.

Another interesting feature of the proposed buffer is that, depending on the voltage  $V_P$  imposed by the modulator, the output polarity is defined – this is particularly useful for the BPSK modulation.

Pulse shaping is implemented through the balanced tee-section shown in Fig. 6b. Simulations performed on the bandpass filter allowed to define its bandwidth and central frequency, taking also into account the need for a fast transient response. As a result, to comply with the FCC mask, the filter can be designed with inductances in the range of 1 to 5-nH with unloaded quality factors above 15, and 100 to 400-fF for the capacitors. This enables full integration of the passive devices in CMOS technology. The filter was designed with on-chip circular inductors and metal-insulator-metal capacitors. It provides a 6.5-dB bandwidth at -10-dB with an insertion loss of 5-dB at central frequency of 6-GHz.




Fig. 6: Circuits proposed for the (a) output buffer and (b) pulse-shaping filter.

<sup>1</sup>In fact, under nominal conditions, each modulation has its own  $A_{ctr}$  voltage value due to different power densities. Hence, this needs to be taken into account at the baseband modulator upon modulation selection.




Fig. 7: Time-output simulation waveforms for the IR-UWB modulation formats supported in the present architecture – (a) OOK, (b) BPSK, and (c) PPM.

### III. SIMULATION RESULTS

The proposed UWB transmitter architecture has been designed in a mixed-signal/radio-frequency CMOS 90-nm process with low- $\kappa$  dielectric and 1.2-V triple-well MOS devices. All post-layout simulations have been performed using SpectreRF from Cadence Design Systems with BSIM3v3 device models. Calibre from Mentor Graphics was used for layout parasitic extraction (PEX).

In order to fully test the proposed UWB architecture, a set of post-layout simulations were performed applying different types of modulations to the transmitter. Fig. 7 depicts the simulation results under typical operating conditions. As shown, good symmetry can be noticed for the pulses. For both OOK




Fig. 8: Pulse PSD for post-layout simulation of CMOS process corners.

and BPSK modulations the bit period was held at 1-ns, which translates into a 1-Gbps data rate. Fast transient response is achieved for any of the proposed modulations, although the data rate in the PPM has been made considerably lower (500-Mbps) to prevent pulse overlapping.

The reliability of the design was also put under test with post-layout simulations of different types of process deviations. Fig. 8 shows the results for a 1-Gbps BPSK signal with four different CMOS process corners: slow-slow (SS), fast-fast (FF), slow-N fast-P (SNFP), and fast-N slow-P (FNSP). The proposed tuning circuits were used to correct subsequent parameter deviations – the results presented were obtained after calibration. As seen, all process deviations considered can be properly adjusted so that the respective PSD falls within the FCC UWB spectrum mask.

Process deviations have also a great impact on overall power consumption. For the case of 1-Gbps BPSK modulation, energy per pulse is about 14.6-pJ for nominal conditions. When considering process deviations, and without any adjustments, this value can go from 13.2 to 19.6-pJ for SS and FF corners respectively. Nevertheless, the required compensation is limited to the way process corners affect side lobes of the pulse PSD. As such, proper adjustments have little effect on efficiency – following UWB pulse calibrations, the same corners respectively lead to 13.3 and 18.9-pJ. This is also related to the way power is distributed among circuit blocks. For typical operation, most of the power consumption takes place at the HF oscillator (57%) and glitch generator (41%).

The layout of the transmitter is shown in Fig. 9. It occupies solely 0.46-mm<sup>2</sup> with bond-pads. All components are integrated, including the six inductors.




Fig. 9: CMOS design layout of the proposed transmitter ( $675 \times 675\text{-}\mu\text{m}^2$ ).

#### IV. CONCLUSION

In this work, an IR-UWB transmitter front-end has been presented. Without a significant increase in design complexity, the proposed solution provides a flexible way of UWB transmission using different modulation schemes, namely BPSK, PPM, and OOK. High data-rates can be accomplished for any of these modulations. Furthermore, the proposed architecture allows for the adjustment of the output pulse waveforms in order to obtain FCC-compliant spectrum masks. Center oscillator frequency, amplitude, and pulse length can be adjusted almost independently. The implementation of the circuits comprising the proposed architecture has been presented for a fully-integrated 90-nm CMOS design. Post-layout simulation results demonstrate that the proposed approach can effectively compensate for parameter deviations to obtain FCC-compliant pulse waveforms.

#### ACKNOWLEDGMENT

This research has been partially supported by Portuguese FCT (Fundação para a Ciência e Tecnologia) under the project CMU-PT/SIA/0005/2009, in the ambit of COMPETE program, with FEDER contribution, and also by FCT Grant BD/28163/2006.

#### REFERENCES

- [1] “Revision of Part 15 of the Commission’s Rules Regarding Ultra wideband Transmission Systems,” First Report and Order, FCC 02-48, ET-Docket 98-153, Federal Communications Commission, 2002.
- [2] L. Yang and G. Giannakis, “Ultra-wideband communications: an idea whose time has come,” *IEEE Signal Processing Magazine*, vol. 21, no. 6, pp. 26–54, Nov 2004.
- [3] M. Win and R. Scholtz, “Impulse radio: how it works,” *IEEE Communications Letters*, vol. 2, no. 2, pp. 36–38, Feb 1998.
- [4] J. Ryckaert, C. Dessel, A. Fort, M. Badaroglu, V. De Heyn, P. Wambacq, G. Van der Plas, S. Donnay, B. Van Poucke, and B. Gyselinckx, “Ultra-wide-band transmitter for low-power wireless body area networks: design and evaluation,” *IEEE Transactions on Circuits and Systems—Part I: Regular Papers*, vol. 52, no. 12, pp. 2515–2525, Dec 2005.
- [5] J. Paradiso and T. Starner, “Energy scavenging for mobile and wireless electronics,” *IEEE Pervasive Computing*, vol. 4, no. 1, pp. 18–27, Jan-Mar 2005.
- [6] D. Khaleghi, R. Chavandvez Santiago, and I. Balasingham, “Ultra-wideband pulse-based data communications for medical implants,” *IET Communications*, vol. 4, no. 15, pp. 1889–1897, Oct 2010.
- [7] Q. Wang, K. Wolf, and D. Plettemeier, “An UWB capsule endoscope antenna design for biomedical communications,” in *International Symposium on Applied Sciences in Biomedical and Communication Technologies*, Nov 2010, pp. 1–6.
- [8] A. Ghildiyal, K. Amara, R. Molin, B. Godara, A. Amara, and R. Shevgaonkar, “UWB for in-body medical implants: A viable option,” in *IEEE International Conference on Ultra-Wideband*, vol. 2, Sep 2010, pp. 1–4.
- [9] M. S. Chae, Z. Yang, M. Yuce, L. Hoang, and W. Liu, “A 128-channel 6 mW wireless neural recording IC with spike feature extraction and UWB transmitter,” *IEEE Transactions on Neural Systems and Rehabilitation Engineering*, vol. 17, no. 4, pp. 312–321, Aug 2009.
- [10] P. Gandolfo, D. Radovic, M. Savic, and D. Simic, “IEEE 802.15.4a UWB-IR radio system for telemedicine,” in *IEEE International Conference on Ultra-Wideband*, vol. 3, Sep 2008, pp. 11–14.
- [11] C. Charles, “An implantable I-UWB transceiver architecture with power carrier synchronization,” in *IEEE International Symposium on Circuits and Systems*, May 2008, pp. 1970–1973.
- [12] M. Yuce, T. Dissanayake, and H. Keong, “Wireless telemetry for electronic pill technology,” in *IEEE Sensors*, Oct 2009, pp. 1433–1438.
- [13] M. Chae, W. Liu, Z. Yang, T. Chen, J. Kim, M. Sivaprakasam, and M. Yuce, “A 128-channel 6mW wireless neural recording IC with on-the-fly spike sorting and UWB transmitter,” in *IEEE International Solid-State Circuits Conference*, Feb 2008, pp. 146–603.
- [14] Y. Shamsa and W. Serdijn, “A 21pJ/pulse FCC compliant UWB pulse generator,” in *Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS)*, May 2010, pp. 497–500.
- [15] M. Demirkiran and R. Spencer, “A 1.8Gpulses/s UWB transmitter in 90nm CMOS,” in *Digest of Technical Papers of IEEE International Solid-State Circuits Conference*, Feb 2008, pp. 116–117.
- [16] M. Cavallaro, G. Sapone, G. Giarrizzo, A. Italia, and G. Palmisano, “A 3–5-GHz UWB front-end for low-data rate WPANs in 90-nm CMOS,” *IEEE Transactions on Microwave Theory and Techniques*, vol. 58, no. 4, pp. 854–865, Apr 2010.
- [17] M. Miao and C. Nguyen, “On the development of an integrated CMOS-based UWB tunable-pulse transmit module,” *IEEE Transactions on Microwave Theory and Techniques*, vol. 54, no. 10, pp. 3681–3687, Oct 2006.
- [18] S. Mazlouman, A. Mahanfar, and S. Mirabbasi, “A low-power CMOS modulator for ultra-wideband transmitters,” in *Canadian Conference on Electrical and Computer Engineering*, Apr 2007, pp. 381–384.
- [19] O. Lemaire and T. Xia, “Design of a monolithic width programmable Gaussian monocycle pulse generator for ultra wideband radar in CMOS technology,” in *Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference*, Jul 2009, pp. 1–4.