Run-time generation of partial FPGA configurations for subword operations
Run-time generation of partial FPGA configurations for subword operations
No Thumbnail Available
Date
2012
Authors
João Canas Ferreira
Miguel Silva
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Instructions for concurrent processing of smaller data units than whole CPU words are useful in areas like multimedia processing and cryptography. Since the processors used in FPGA-based embedded systems
lack support for such applications, this paper proposes mapping sequences of subword operations to a
set of hardware components and generating the corresponding FPGA partial configurations at run-time.
The technique is aimed at adaptive embedded systems that employ run-time reconfiguration to achieve
high flexibility and performance. New partial configurations for circuits implementing sets of subword
operations are created by merging together the relocated partial configurations of the hardware components
(from a predefined library), and the configurations of the switch matrices used for the connections
between the components. The paper presents and discusses results obtained for a 300 MHz PowerPC CPU
in a Virtex-II Pro platform FPGA. For the set of benchmarks analyzed, the complete configuration creation
process takes between 1 s and 24 s. The run-time generated hardware versions achieve speed-ups
between 11 and 73 over the software versions.