1. INESCTEC

Browsing by Author João Paiva Cardoso

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 20 of 22  next >
Issue DateTitleAuthor(s)
2016The ANTAREX approach to autotuning and adaptivity for energy efficient HPC systemsSilvano,C; Agosta,G; Cherubin,S; Gadioli,D; Palermo,G; Bartolini,A; Benini,L; Martinovic,J; Palkovic,M; Slaninová,K; João Bispo; João Paiva Cardoso; Rui Maranhão; Pinto,P; Cavazzoni,C; Sanna,N; Beccari,AR; Cmar,R; Rohou,E
2013Architecture for Transparent Binary Acceleration of Loops with Memory AccessesPaulino,N; João Canas Ferreira; João Paiva Cardoso
2016AutoTuning and Adaptivity appRoach for Energy efficient eXascale HPC systems: the ANTAREX ApproachSilvano,C; Agosta,G; Bartolini,A; Beccari,AR; Benini,L; João Bispo; Cmar,R; João Paiva Cardoso; Cavazzoni,C; Martinovic,J; Palermo,G; Palkovic,M; Pinto,P; Rohou,E; Sanna,N; Slaninova,K
2015C and OpenCL Generation from MATLABJoão Bispo; Luís Cubal Reis; João Paiva Cardoso
2017Compiler Techniques for Efficient MATLAB to OpenCL Code GenerationLuís Cubal Reis; João Bispo; João Paiva Cardoso
2017Expressing and Applying C++ Code Transformations for the HDF5 API Through a DSLGolasowski,M; João Bispo; Martinovic,J; Slaninová,K; João Paiva Cardoso
2012FPGA-based High-Level Design Strategies to Accelerate a 3D Path Planning AlgorithmJoão Paiva Cardoso; João Teixeira; Ali Azarian; José Carlos Alves
2017Generation of Customized Accelerators for Loop Pipelining of Binary Instruction TracesNuno Miguel Paulino; João Canas Ferreira; João Paiva Cardoso
2012Hardware acceleration of a Stereo Navigation application with high-level C to HW synthesisJosé Carlos Alves; João Paiva Cardoso; Zlatko Petrov; João Vilela Teixeira
2013Hardware pipelining of repetitive patterns in processor instruction tracesJoão Bispo; João Paiva Cardoso; Monteiro,J
2017LARA as a language-independent aspect-oriented programming approachPinto,P; Carvalho,T; João Bispo; João Paiva Cardoso
2013The MATISSE MATLAB CompilerJoão Bispo; Pinto,P; Ricardo Ferreira Nobre; Carvalho,T; João Paiva Cardoso; Pedro Diniz
2017A MATLAB subset to C compiler targeting embedded systemsJoão Bispo; João Paiva Cardoso
2014Multi-target c code generation from MATLABJoão Bispo; Luís Cubal Reis; João Paiva Cardoso
2015A Reconfigurable Architecture for Binary Acceleration of Loops with Memory AccessesPaulino,N; João Canas Ferreira; João Paiva Cardoso
2012Specifying Compiler Strategies for FPGA-based SystemsJosé Carlos Alves; João Paiva Cardoso; Nome Apelido
2016SSA-based MATLAB-to-C compilation and optimizationLuís Cubal Reis; João Bispo; João Paiva Cardoso
2015Techniques for efficient MATLAB-to-C compilationJoão Bispo; Luís Cubal Reis; João Paiva Cardoso
2014Trace-Based Reconfigurable Acceleration with Data Cache and External Memory SupportPaulino,N; João Canas Ferreira; João Paiva Cardoso
2015Transparent acceleration of program execution using reconfigurable hardwareNuno Miguel Paulino; João Canas Ferreira; João Bispo; João Paiva Cardoso
Showing results 1 to 20 of 22  next >