Please use this identifier to cite or link to this item: http://repositorio.inesctec.pt/handle/123456789/4791
Title: Bayesian model fusion: Enabling test cost reduction of analog/RF circuits via wafer-level spatial variation modeling
Authors: Zhang,S
Li,X
Blanton,RDS
José Machado da Silva
Carulli,JM
Butler,KM
Issue Date: 2014
Abstract: In this paper, a novel Bayesian model fusion (BMF) method is proposed for test cost reduction based on wafer-level spatial variation modeling. BMF relies on the assumption that a large number of wafers of the same circuit design (e.g., all wafers from the same lot) share a similar spatial pattern. Hence, the measurement data from one wafer can be borrowed to model the spatial variation of other wafers via Bayesian inference. By applying the Sherman-Morrison-Woodbury formula, a fast numerical algorithm is derived to reduce the computational cost of BMF for practical test applications. Furthermore, a new test methodology is developed based on BMF and it closely monitors the escape rate and yield loss. As is demonstrated by the wafer probe measurement data of an industrial RF transceiver, BMF achieves 1.125× reduction in test cost and 2.6× reduction in yield loss, compared to the conventional approach based on virtual probe (VP). © 2014 IEEE.
URI: http://repositorio.inesctec.pt/handle/123456789/4791
http://dx.doi.org/10.1109/test.2014.7035328
metadata.dc.type: conferenceObject
Publication
Appears in Collections:CTM - Articles in International Conferences

Files in This Item:
File Description SizeFormat 
P-00J-XN4.pdf834.86 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.