Please use this identifier to cite or link to this item:
Title: Dynamically Reconfigurable FFT Processor for Flexible OFDM Baseband Processing
Authors: Mário Lopes Ferreira
Amin Barahimi
João Canas Ferreira
Issue Date: 2016
Abstract: The Physical layer architectures for the next generation of wireless devices will be characterized by a high degree of flexibility for real-time adaptation to communication conditions variability. OFDM-based architectures are strong candidates for the Physical layer implementation in 5G systems and one of the most important baseband processing operations required by this waveform is the Fast Fourier Transform (FFT). This paper proposes a dynamically reconfigurable FFT processor supporting FFT sizes and throughputs required by the most widely used wireless standards. The FFT reconfiguration was achieved by means of FPGA-based Dynamic Partial Reconfiguration (DPR) techniques, which enables run-time FFT size adaptation according to communication requirements and better resource utilization. The impact of DPR in terms of reconfiguration time and power consumption overhead was evaluated. The obtained results encourage the exploitation of DPR techniques to implement reconfigurable hardware infrastructures for OFDM baseband processing engines.
metadata.dc.type: conferenceObject
Appears in Collections:CTM - Articles in International Conferences

Files in This Item:
File Description SizeFormat 
P-00K-NB1.pdf175.25 kBAdobe PDFThumbnail

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.