Please use this identifier to cite or link to this item:
Title: Reconfigurable FPGA-based FFT processor for cognitive radio applications
Authors: Ferreira,ML
Amin Barahimi
João Canas Ferreira
Issue Date: 2016
Abstract: Cognitive Radios (CR) are viewed as a solution for spectrum utilization and management in next generation wireless networks. In order to adapt themselves to the actual communications environment, CR devices require highly flexible baseband processing engines. One of the most relevant operations involved in radio baseband processing is the FFT. This work presents a reconfigurable FFT processor supporting FFT sizes and throughputs required by the most used wireless communication standards. By employing Dynamic Partial Reconfiguration (DPR), the implemented design can adapt the FFT size at run-time and specialize its operation to the immediate communication demands. This translates to hardware savings, enhanced resource usage efficiency and possible power savings. The results obtained for reconfiguration times suggest that DPR techniques are a viable option for designing flexible and adaptable baseband processing components for CR devices. © Springer International Publishing Switzerland 2016.
metadata.dc.type: conferenceObject
Appears in Collections:CTM - Articles in International Conferences

Files in This Item:
File Description SizeFormat 
P-00K-9Z4.pdf536.45 kBAdobe PDFThumbnail

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.