Please use this identifier to cite or link to this item: http://repositorio.inesctec.pt/handle/123456789/5565
Title: Architecture for Transparent Binary Acceleration of Loops with Memory Accesses
Authors: Paulino,N
João Canas Ferreira
João Paiva Cardoso
Issue Date: 2013
Abstract: This paper presents an extension to a hardware/software system architecture in which repetitive instruction traces, called Megablocks, are accelerated by a Reconfigurable Processing Unit (RPU). This scheme is supported by a custom toolchain able to automatically generate a RPU tailored for the execution of one or more Megablocks detected offline. Switching between hardware and software execution is done transparently, without modifications to source code or executable binaries. Our approach has been evaluated using an architecture with a MicroBlaze General Purpose Processor (GPP) softcore. By using a memory sharing mechanism, the RPU can access the GPP's data memory, allowing the acceleration of Megablocks with load/store operations. For a set of 21 embedded benchmarks, an average speedup of 1.43x is achieved, and a potential speedup of 2.09x is predicted for an implementation using a low overhead interface for communication between GPP and RPU.
URI: http://repositorio.inesctec.pt/handle/123456789/5565
http://dx.doi.org/10.1007/978-3-642-36812-7_12
metadata.dc.type: conferenceObject
Publication
Appears in Collections:CSIG - Articles in International Conferences
CTM - Articles in International Conferences

Files in This Item:
File Description SizeFormat 
P-008-A38.pdf439.69 kBAdobe PDFThumbnail
View/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.