a-GIZO TFT neural modeling, circuit simulation and validation

dc.contributor.author Bahubalindruni,PG en
dc.contributor.author Vítor Grade Tavares en
dc.contributor.author Barquinha,P en
dc.contributor.author Manuel Cândido Santos en
dc.contributor.author Cardoso,N en
dc.contributor.author de Oliveira,PG en
dc.contributor.author Martins,R en
dc.contributor.author Fortunato,E en
dc.date.accessioned 2018-01-16T16:39:06Z
dc.date.available 2018-01-16T16:39:06Z
dc.date.issued 2015 en
dc.description.abstract Development time and accuracy are measures that need to be taken into account when devising device models for a new technology. If complex circuits need to be designed immediately, then it is very important to reduce the time taken to realize the model. Solely based on data measurements, artificial neural networks (ANNs) modeling methodologies are capable of capturing small and large signal behavior of the transistor, with good accuracy, thus becoming excellent alternatives to more strenuous modeling approaches, such as physical and semi-empirical. This paper then addresses a static modeling methodology for amorphous Gallium-Indium-Zinc-Oxide - Thin Film Transistor (a-GIZO TFT), with different ANNs, namely: multilayer perceptron (MLP), radial basis functions (RBF) and least squares-support vector machine (LS-SVM). The modeling performance is validated by comparing the model outcome with measured data extracted from a real device. In case of a single transistor modeling and under the same training conditions, all the ANN approaches revealed a very good level of accuracy for large- and small-signal parameters (g(m) and g(d)), both in linear and saturation regions. However, in comparison to RBF and LS-SVM, the MLP achieves a very acceptable degree of accuracy with lesser complexity. The impact on simulation time is strongly related with model complexity, revealing that MLP is the most suitable approach for circuit simulations among the three ANNs. Accordingly, MLP is then extended for multiple TFTs with different aspect ratios and the network implemented in Verilog-A to be used with electric simulators. Further, a simple circuit (inverter) is simulated from the developed model and then the simulation outcome is validated with the fabricated circuit response. en
dc.identifier.uri http://repositorio.inesctec.pt/handle/123456789/6465
dc.identifier.uri http://dx.doi.org/10.1016/j.sse.2014.11.009 en
dc.language eng en
dc.relation 4730 en
dc.relation 2152 en
dc.rights info:eu-repo/semantics/openAccess en
dc.title a-GIZO TFT neural modeling, circuit simulation and validation en
dc.type article en
dc.type Publication en
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
987.38 KB
Adobe Portable Document Format